AT89C51 Description The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash Programmable and Erasable Read Only Memory (PEROM) and 128 bytes RAM. The device is manufactured using Atmel’s high density nonvolatile memory technology and is compatible with the industry standard MCS-51? instruction set and pinout. The chip combines a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51 is a powerful microcomputer which provides a highly flexible and cost effective solution to many embedded control applications. Features: ? Compatible with MCS-51? Products ? 4K Bytes of In-System Reprogrammable Flash Memory ? Endurance: 1,000 Write/Erase Cycles ? Fully Static Operation: 0 Hz to 24 MHz ? Three-Level Program Memory Lock ? 128 x 8-Bit Internal RAM ? 32 Programmable I/O Lines ? Two 16-Bit Timer/Counters ? Six Interrupt Sources ? Programmable Serial Channel ? Low Power Idle and Power Down Modes The AT89C51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator and clock circuitry. In addition, the AT89C51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.
Block Diagram
Pin Description: VCC Supply voltage. GND Ground. Port 0 Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink eight TTL inputs. When is are written to port 0 pins, the pins can be used as high impedance inputs. Port 0 may also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode P0 has internal pullups. Port 0 also receives the code bytes during Flash programming, and outputs the code bytes during program verification. External pullups are required during program verification. Port 1 Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pullups. Port 1 also receives the low-order address bytes during Flash programming and verification. Port 2
Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3 Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pullups. Port 3 also serves the functions of various special features of the AT89C51 as listed below: Port pin P
  3.0 P
  3.1 P
  3.2 P
  3.3 P
  3.4 P
  3.5 P
  3.6 P
  3.7 alternate functions rxd (serial input port) txd (serial output port) ^int0 (external interrupt
  0) ^int1 (external interrupt
  1) t0 (timer0 external input) t1 (timer1 external input) ^WR (external data memory write strobe) ^rd (external data memory read strobe) Port 3 also receives some control signals for Flash programming and verification. RST Reset input. A high on this pin for two machine cycles while the oscillator is
running resets the device. ALE/PROG Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming. In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory. If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode. PSEN Program Store Enable is the read strobe to external program memory. When the AT89C51 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. EA/VPP
External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset. EA should be strapped to VCC for internal program executions. This pin also receives the 12-volt programming enable voltage(VPP) during Flash programming, for parts that require 12-volt VPP. XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit. XTAL2 Output from the inverting oscillator amplifier. Oscillator Characteristics XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure
  1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure
  2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed. Idle Mode In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset. It should be noted that when idle is terminated by a hard ware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.
Status of External Pins During Idle and Power Down Modes mode Program memory ALE ^psen Port0 Port1 Port2 Port3
idle Idle Power down Power down
internal External Internal External
1 1 0 0
1 1 0 0
data float Data float
data Data Data data
data data Data Data
Data Data Data data
Power Down Mode In the power down mode the oscillator is stopped, and the instruction that invokes power down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power down mode is terminated. The only exit from power down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before VCC is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize. Program Memory Lock Bits On the chip are three lock bits which can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the table below: Lock Bit Protection Modes Program lock bits Lb1 1U 2P Lb2 U U Lb3 U U No program lock features Movc instructions executed from external program memory are disable from fetching code bytes from internal memory, ^ea is sampled and latched on reset, and further programming of the flash disabled Same as mode 2, also verify is disable. Same as mode 3, also external execution is disabled. Protection type
3P 4P
P P
U P
When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value, and holds that value until reset is activated. It is necessary that the latched value of EA be in agreement with the current logic level at that pin in order for the device to function properly. Programming the Flash: : The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12-volt) or a low-voltage (VCC) program enable signal. The low voltage programming mode provides a convenient way to program the AT89C51 inside the user’s system, while the high-voltage programming mode is compatible with conventional third party Flash or EPROM programmers. The AT89C51 is shipped with either the high-voltage or low-voltage programming mode enabled. The respective top-side marking and device signature codes are listed in the following table. Vpp=12v Top-side mark AT89C51 xxxx yyww Vpp=5v AT89C51 xxxx-5 yyww
signature
(030H)=1EH (031H)=51H (032H)=FFH
(030H)=1EH (031H)=51H (032H)=05H
The AT89C51 code memory array is programmed byte-bybyte in either programming mode. To program any nonblank byte in the on-chip Flash Programmable and Erasable Read Only Memory, the entire memory must be erased using the Chip Erase Mode. Programming Algorithm: Before programming the AT89C51, the address, data and control signals should be set up according to the Flash programming mode table and Figures 3 and
  4. To program the AT89C51, take the following steps.
  1. Input the desired memory location on the address lines.
  2. Input the appropriate data byte on the data lines.
  3. Activate the correct combination of control signals.
  4. Raise EA/VPP to 12V for the high-voltage programming mode.
  5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than
  1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached. Data Polling: The AT89C51 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written datum on PO.
  7. Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated. Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P
  3.4 is pulled low after ALE goes high during programming to indicate BUSY. P
  3.4 is pulled high again when programming is done to indicate READY. Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled. Chip Erase: The entire Flash Programmable and Erasable Read Only Memory array is erased electrically by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The code array is written with all “1”s. The chip erase operation must be executed before the code memory can be re-programmed. Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 030H, 031H, and 032H, except that P
  3.6 and P
  3.7 must be pulled to a logic low. The values returned are as follows. (030H) = 1EH indicates manufactured by Atmel (031H) = 51H indicates 89C51 (032H) = FFH indicates 12V programming (032H) = 05H indicates 5V programming Programming Interface Every code byte in the Flash array can be written and the entire array can be erased by using the appropriate combination of control signals. The write operation cycle is selftimed and once initiated, will automatically time itself to completion.
Table 1
Flash Programming Modes RST H H H H H H H ^PSEN L L L L L L L H H ALE/^PROG ^EA/Vpp H/12V H H/12V H/12V H/12V H/12V H P
  2.6 L L H H H H L P
  2.7 H L H H L L L P
  3.6 H H H L H L L P
  3.7 H H H L L L L
mode Write code data Read code data Bit-1 Write lock Bit-2 Bit-3 Chip erase Read signature syte
Note:
  1.chip erase requires a 10-ms PROG pulse Figure
  3. Programming the Flash
Figure
  4. Verifying
 

相关内容

89c51单片机论文英语文献

   AT89C51 Description The AT89C51 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash Programmable and Erasable Read Only Memory (PEROM) and 128 bytes RAM. The device is manufactured using Atmel’s high density nonvolatile ...

毕业论文 英语文献翻译

   Analytical solution for steady-state groundwater inow into a drained circular tunnel in a semi-innite aquifer: A revisit Kyung-HoPark a,*,AdisornOwatsiriwong a,Joo-GongLee b a School of Engineering and Technology, Asian Institute of Technology, P.O ...

英语文学毕业论文写作文献资料选粹

   英语文学毕业论文写作文献资料选粹 http://www.yyzixue.cn/article/yingyu/xiangguan/2007425/1762.Html 论文写作过程中的文献资源主要是从文献的广泛性、权威性、经典性、前沿性等四个方面来筛 选的。 英美文学专题论文写作可以使用的文献资源大致可以分为图书文献资源、 学术期刊资源、 电子光盘资源和网络在线资源四个类别,现分类列举如下: 1.图书文献资源 (包括百科全书和专题索引) ◆国外著名的专题索引文献 A Reader's Guid ...

语文(英语)

   ??文(英?? ??文 英??) 英?? f 1. W民中小[x英??基本字_Y 32 本 2. ??文?域英?? 英文字母 A-Z 1 本 3. ??文?域英?? 英??字母拼??法 字母的v|音 (含光碟 2 片) 4. 5. 6. 7. ??文?域英?? 英??字母拼??法 母音的v|音 I (含光碟 2 片) ??文?域英?? 英??字母拼??法 母音的v|音 II (含光碟 2 片) ??文?域英?? 英??字母拼??法 字母的特殊}D合 (含光碟 2 片) W小\用美??系列 E ...

英语文献

   Progress in Intelligence Computation&Applications GUO Ping 1,LUO Ya 2,HUANG.FU Ta01 (1.Department ofComputer Science。Chongqing University,Chongqing 400044.China) (2.D印础蛳tofC咖1pu断Sd曲∞andengineering。ChongqingInstituteofTcchnology,Chongqin9400050.Chin ...

英语文献

   Educating Minds and Hearts to Change the World A publication of the University of San Francisco Center for the Pacific Rim Copyright 2010 Volume IX " Number 2 June " 2010 The Sea Otter Islands: Geopolitics and Environment in the East Asian Fur Trad ...

英语文献3

   1 Round table Decentralization and Human Resources : Implications and Impact Riitta-Liisa Kolehmainen-Aitken, MD, DrPH Senior Program Associate Management Sciences for Health, Boston Abstract : Decentralization of political and administrative power ...

高中语文、英语

   (一)某句话在文中的作用:  1、文首:开篇点题;渲染气氛(散文),埋下伏笔(记叙类文章),设置悬念(小说,但上海不会考),为下文作辅垫;总领下文;  2、文中:承上启下;总领下文;总结上文;  3、文末:点明中心(散文);深化主题(记叙类文章文章);照应开头(议论文、记叙类文章文、小说)  (二)修辞手法的作用: (1)它本身的作用;(2)结合句子语境。  1、比喻、拟人:生动形象;  答题格式:生动形象地写出了+对象+特性。  2、排比:有气势、加强语气、一气呵成等;  ...

电气英语文献

   Electr Eng DOI 10.1007/s00202-010-0186-y ORIGINAL PAPER An improved nonlinear thermal model for MV/LV prefabricated oil-immersed power transformer substations Ires Iskender ? Ali Mamizadeh Received: 20 March 2009 / Accepted: 30 October 2010 Spring ...

JAVA 技术英语文献

   Java and the Internet If Java is, in fact, yet another computer programming language, you may question why it is so important and why it is being promoted as a revolutionary step in computer programming. The answer isn’t immediately obvious if you’ ...

热门内容

2010年大学英语四级考试备考练习第38期及答案

   2010 年大学英语四级考试备考练习第 38 发表日期:2010 年 4 月 28 日 年度:09-10 期刊:38 【编辑录入:ell】 Part I Writing (30 minutes) Directions: For this part, you are allowed 30 minutes to write a composition on the topic "Is Loose Management Good for College Students?" Y ...

英语游戏

   43.烫手山芋 准备用具:软球 游戏玩法:老师问任意的问题,如“What day is today?”,并把球丢出去给其 中一个孩子,接到球的孩子必须在限定时间内回答问题并问下一个问题,把球丢 给下一位孩子,超时则被判出局。 注意事项: 老师可将能问的问题列在黑板上供孩子参考, 问过的问题就不能再问。 也可用在儿歌上,下一个人接前一个人的句子把儿歌念完。 44.“谁”不见了? 准备用具:闪卡 游戏玩法:老师展示数张闪卡,让孩子看几分钟后请大家闭上眼睛,老师任意抽 走一张或是数张闪卡, 并将其 ...

深圳中考英语总复习?? 主 要 句 式

   成功,从改变开始! 一, 主 要 句 式 (一) 知识概要 初中所学的句型一般要分为陈述句,疑问句,祈使句和感叹句.陈述句中有肯定句与否定句之分.其中可以 分为以下五种:① 主语+不及物动词.如:I arrived at six last night. 主语+及物动词+宾语,如:I bought a good English Chinese Dictionary yesterday.③ 主语+及物动词+间接宾语+直接宾语,如:Please tell me a story before I ...

08年考研英语阅读理解精读100篇(法律类)

   考研英语阅读理解精读 100 篇之法律类 unit62 Unit 62 It was a ruling that had consumers seething with anger and many a free trader crying foul. On November 20th the European Court of Justice decided that Tesco, a British supermarket chain, should not be allowed to ...

新课标下小学英语教学生活化的初探

   新课标下小学英语教学生活化的初探 随着英语新课程标准的实施和实验,我们学校从三年级开始开设了英语,但目前的小学 英语还处于探索阶段,课堂教学还没有形成一定的模式。为更好地体现小学英语课程标准提 出的“在用中学,在学中用” ,我们一直寻求着一种最佳的教学方法??生活化教学,让英语 教学与生活融为一体,用生活理念构建英语教学大课堂,把创新精神与实践能力有机结合起 来,真正发挥英语的交流作用。将教材中的固定内容融入到真实生活中去,使学生能更近距 离更多的接触英语。 我国大教育家陶行知先生提倡“生活 ...